Introduction
The operating precision of the most integrated circuits (IC) based on the differential amplifiers strongly depends on the input offset voltage of the differential amplifier. The continuous making efforts to develop the more precise analog IC's [1] call for investigations in field of differential amplifier offset voltage. The main purpose of the investigation, which is of great importance to the IC designers [2] [3] [4] , is the determination of ways for offset voltage reduction.
The differential amplifier based on the bipolar junction transistors, which operate at high-current density, is analysed in the work. The results of theoretical investigation of offset voltage and recommendations for its reduction are presented. An analytical method based on the equations in the explicit form is used for this purpose.
The basic equations
The junctions of the present-day bipolar junction transistors including those used in the differential amplifiers usually operate at high-current density, which corresponds to high-level injection of minority carriers [5] . The current density of the p-n junction depletion region operating at high-level injection can be presented by the following approximate equation [6, 7] 1 exp exp
where J s is the saturation current density of the junction, U d is the voltage drop across the depletion region, V T is the thermal voltage and V B is the potential barrier of the junction. Equation (1) takes into account the main event caused by the high-level injection -the dependence of the majority carrier boundary concentrations on U d . It should be stressed that this equation does not take into consideration such effects as electron-hole scattering or dependence of V B on U d . The reason is that inclusion of these effects eliminates the possibility of obtaining the equation in explicit form. At high-current density (at high-level injection) according to (1) the U d is close to V B and tends to V B when the junction current increases. This phenomenon is indicated in a good many of books dedicated to semiconductor devices, e.g. [8] . It is explained by the fact that in case when U d is close to V B the barrier to the carrier flow is substantially reduced and large current may flow. Therefore, U d V B in such a case and the depletion region in the equivalent circuit of the p-n junction can be presented as the voltage source V B . Because of this, the voltage-current characteristic of the actual p-n junction at high-current density taking into the account the series resistance of the junction, which plays an important role in this junction operation mode, can be presented by a very approximate but simple equation
where I J and U A are the junction current and voltage applied to the junction, respectively, and r s is series resistance of the junction. By applying of equation (2) for emitter junction, the collector current of the transistor operating in the forward active mode can be presented as follows
where is the forward current gain and r b is the base series resistance of the transistor, U BE is the voltage applied across the base-emitter and V Be is the potential barrier of the emitter junction. Equation (3) is the base for the derivation of the equation of the input offset voltage.
It is necessary to stress that equation (3) is valid at high-current density and only in the narrow region of current, at which the differential amplifier input offset voltage measurement is provided and values of , r b and V Be can be considered as constants.
It should be mentioned that the widely used exponential (Shockley) equation of the junction does not allow us to obtain the equation of the input offset voltage in explicit form taking into the account the r b .
The input offset voltage analysis using analytical method
The circuit diagram of the differential amplifier is given in Fig. 1 . It consists of the current source I S and two arms, which contain elements V1, R 1 and V2, R 2 . The input offset voltage U 0 is the voltage that must be fed between inputs (U 0 = U IN1 -U IN2 ) to make the output voltage U 0UT1 equal to output voltage U 0UT2 .
The arms of the differential amplifier of analogue IC are designed symmetrically and in the ideal case U 0 =0. However, U 0 is sensitive to dispersions of the element parameters that are unavoidable in the actual technology of IC [9] [10] [11] . Therefore, the arms become asymmetrical and actually U 0 U 0 is often the main cause of low yield in the production of analog IC (e.g. in parallel analog-to-digital converters). The equation of the input offset voltage of the differential amplifier for the case when emitter junctions operate at high-current density derived using equation (3) is as follows
where 1 and 2 are forward current gains, V Be1 and V Be2 are potential barriers of emitter junctions, r b1 and r b2 are base series resistances of transistors V1 and V2, respectively, I S is current of the current source. Parameters r b , and R are averages of r b1 , r b2 ; 1 , 2 , and R 1 , R 2 , respectively. The influence of the element parameters on U 0 can be determined using (4) . This equation can be simplified creating the equations individually for each difference of the element parameters: V Be1 -V Be2 ; 2 -1 ; r b1 -r b2 ; R 2 -R 1 . For example, the dependence of U 0 on difference V Be1 -V Be2
was derived using (4) on condition that all parameters of arm elements are symmetric except V Be1 and V Be2 , i.e. 1 = 2 = , r b1 = r b2 = r b , R 1 = R 2 = R and V Be1 V Be2 . In the same way, the U 0 dependences on 2 -1 , r b1 -r b2 and R 2 -R 1 are:
The differentiation of equations (5)- (8) was performed with respect to the variables V Be1 -V Be2 , 2 -1 , r b1 -r b2 and R 2 -R 1 , respectively, and equations of the sensitivity of U 0 to variation of these variables were obtained: 
, R= R 2 -R 1 are the deviations of the element parameters.
Using equations (9)- (12) on the basis of (13)
U 0 is deviation of U 0 relative to the nominal value U 0 =0, i.e. U 0 U 0 , and because of this, equation (14) describes U 0 . Obtained equation (14) shows us the ways for the input offset voltage reduction of the analogue IC based on the differential amplifiers for the case when transistors operate at high-current density. It is seen that at given current of the current source I S and resistance of the resistors R 1 and R 2 the U 0 can be reduced by using transistors of differential amplifier arms V1 and V 2 ( Fig. 1) with as low as possible base series resistance r b and high forward current gain . The explanation of the essence of this phenomenon is presented in Fig. 2 
The numerical investigation
Obtained equations (4) and (14) used for analytical analysis are quite approximate. Therefore, it is desirable to check if the means of U 0 reduction determined using these equations really work. The numerical simulation of the differential amplifier was employed for this purpose. The electronic circuit simulation software Spice based on the commonly accepted Gummel-Poon model of the bipolar junction transistor was used for the analysis. It has been assumed that the asymmetry of the differential amplifier is introduced by the use of resistors in the arms of the amplifier with the different resistance (R 1 =2.04k R 2 =1.96k differential amplifier V CC =5V, the input voltage U IN2 =3V and current of the current source I S =2mA. The transfer characteristic was obtained by varying the input voltage U IN1 . The central fragment of the transfer characteristics of the differential amplifier, which allows us to estimate the U 0 , was calculated. The influence of r b and on the U 0 was investigated. The simulation was provided for the fixed value ( =170) at various r b values (Fig. 3a) and for the fixed r b value (r b =2500 values (Fig. 3b) . The values of other transistor model parameters such as the emitter junction saturation current (i S ) and the forward current emission coefficient (n f ), which determine the static characteristics of the transistor operating in the forward active mode, were as follows: i S = 10 -18 A and n f =1. The value of U 0 in Fig. 3 corresponds to the value of U IN1 -U IN2 , at which U 0UT1 =U 0UT2 . It is seen that the decrement of r b and increment of allow us to reduce the U 0 (compare U 0 values U 01 , U 02 and U 03 given in Fig. 3) , i.e. the obtained numerical simulation results confirm the efficiency of U 0 reduction means found using proposed analytical analysis method based on derived equations (4) and (14) . The values of U 0 calculated on the basis of these equations are comparable to those obtained using numerical simulation. As an example, the value of U 0 =U 03 = -1.9mV, which can be found using characteristics presented in Fig. 3a that correspond to r b =4000 Om, is comparable to that U 0 = -1.0mV obtained on the basis of (4) or (14).
Conclusions
The proposed analytical method for differential amplifier offset voltage analysis allows us to determine the input offset voltage reduction means of the differential amplifier based on the bipolar junction transistors operating at high-current density. The derived equations show that the input offset voltage can be reduced effectively by the employment of the transistors with the reduced base series resistance and high forward current gain in the differential amplifier arms.
